PLUS Search Results for S/N 10602581, Searched November 16, 2004

The Patent Linguistics Utility System (PLUS) is a USPTO automated sear ch

system for U.S. Patents from 1971 to the present. PLUS is a query-by-example search system which produces a list of patents that a re

most closely related linguistically to the application searched. This search was prepared by the staff of the Scientific and Technical Information Center, SIRA.

## 10602581\_LIST

555775	57
556862	21
558792	21
564449	96
574218	31
582604	8
597023	34
618116	6
485199	90
521265	52
523353	39
526088	31
532946	50
535953	36
542282	23

## 10602581\_QUAL

6272601 6275906 6338121 6389516 6430658 6460133 6763415 6785758 6813673 6100715 6204686 6434735 6287765 5809322 5974521 6460127 6463553 5784636 4367524 5632029 5685004 5978880 5428811 5438670 6032229 5465344 5524175 6107818 6427156 5517650 6157205 5440182 6000051 6021483 5455521 5557757	6111116666444444442000000000000000000000
6107818 6427156 5517650 6157205 5440182 6000051 6021483 5455521	50 50 50 50 50 50 50

## 10602581\_QUAL

5359536 50 5422823 50

#### 10602581 CLS

Most Frequently Occurring Classifications of Patents Returned From A Search of 10602581 on November 16, 2004

#### 3 710/305 2 326/39 2 326/41 2 710/306 2 710/316 2 711/140 2 711/146 Cross-Reference Classifications 6 326/41 6 716/17 4 326/39 4 708/232 3 340/14.3 3 710/107 2 326/38 2 326/86 2 340/2.2 2 710/309 2 711/133 2 712/19 Combined Classifications 8 326/41 7 716/16 7 716/17 6 326/39 4 708/232 3 326/38 3 340/14.3 3 710/107 3 710/305 3 711/146 2 326/17 2 326/83 2 326/86 2 340/2.2 2 710/240 2 710/306 2 710/309 2 710/316 2 711/133

Original Classifications

7 716/16

### 10602581\_CLS

- 711/140
- 712/11
- 2 2 2
- 712/19
- 2 712/214
- 712/23 712/37

#### 10602581 CLSTITLES

Titles of Most Frequently Occurring Classifications of Patents Returne

From A Search of 10602581 on November 16, 2004

```
8
 326/41
               (2 OR, 6 XR)
       Class 326: ELECTRONIC DIGITAL LOGIC CIRCUITRY
                     MULTIFUNCTIONAL OR PROGRAMMABLE (E.G.,
       326/37
                          UNIVERSAL, ETC.)
                     .Array (e.g., PLA, PAL, PLD, etc.)
        326/39
                     .. Significant integrated structure, layout, or
       326/41
                        layout interconnections
7 716/16
               (7 \text{ OR}, 0 \text{ XR})
               716 : DATA PROCESSING: DESIGN AND ANALYSIS OF
       Class
                       CIRCUIT OR SEMICONDUCTOR MASK
                     CIRCUIT DESIGN
       716/1
       716/12
                     .Routing (e.g., routing map, netlisting)
                     ..PLA, PLD, FPGA, OR MCM
        716/16
7 716/17
               (1 OR, 6 XR)
       Class 716: DATA PROCESSING: DESIGN AND ANALYSIS OF
                       CIRCUIT OR SEMICONDUCTOR MASK
                     CIRCUIT DESIGN
        716/1
       716/17
                     .Programmable integrated circuit (e.g., basic
                        cell, standard cell, macrocell)
6 326/39
               (2 OR, 4 XR)
        Class 326: ELECTRONIC DIGITAL LOGIC CIRCUITRY
                     MULTIFUNCTIONAL OR PROGRAMMABLE (E.G.,
        326/37
                         UNIVERSAL, ETC.)
                      .Array (e.g., PLA, PAL, PLD, etc.)
        326/39
               (0 OR, 4 XR)
   708/232
               708 : ELECTRICAL COMPUTERS: ARITHMETIC PROCESSING
        Class
                       AND CALCULATING
                    ELECTRICAL DIGITAL CALCULATING COMPUTER
        708/100
                     .Particular function performed
        708/200
        708/230
                     ..Multifunctional
                     ...Array of elements (e.g., AND/OR array, etc.
        708/232
   326/38
                (1 OR, 2 XR)
                326 : ELECTRONIC DIGITAL LOGIC CIRCUITRY
        Class
                     MULTIFUNCTIONAL OR PROGRAMMABLE (E.G.,
        326/37
                         UNIVERSAL, ETC.)
                      .Having details of setting or programming of
        326/38
```

)

# 10602581\_CLSTITLES interconnections or logic functions

3	340/825 340/14.1	340	OR, 3 XR) : COMMUNICATIONS: ELECTRICAL SELECTIVE .Decoder matrixProgrammable
3	710/100	710	OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA     PROCESSING SYSTEMS: INPUT/OUTPUT     INTRASYSTEM CONNECTION (E.G., BUS AND BUS         TRANSACTION PROCESSING) .Bus access regulation
3	710/100	710	OR, 0 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA     PROCESSING SYSTEMS: INPUT/OUTPUT     INTRASYSTEM CONNECTION (E.G., BUS AND BUS         TRANSACTION PROCESSING) .Bus interface architecture
3	711/100	711	OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING     SYSTEMS: MEMORY     STORAGE ACCESSING AND CONTROL     .Hierarchical memories    Caching    Coherency    Snooping
2	326/17 Class 326/17	326	OR, 1 XR) : ELECTRONIC DIGITAL LOGIC CIRCUITRY ACCELERATING SWITCHING
2	326/83 Class 326/62 326/82 326/83	(1 326	OR, 1 XR) : ELECTRONIC DIGITAL LOGIC CIRCUITRY INTERFACE (E.G., CURRENT DRIVE, LEVEL SHIFT, ETC.) .Current driving (e.g., fan in/out, off chip driving, etc.)Field-effect transistor
2			OR, 2 XR) : ELECTRONIC DIGITAL LOGIC CIRCUITRY INTERFACE (E.G., CURRENT DRIVE, LEVEL SHIFT, ETC.) .Current driving (e.g., fan in/out, off chip

# 10602581\_CLSTITLES driving, etc.)

	326/83 326/86		driving, etc.)Field-effect transistorBus driving
2	340/825 340/2.1	340	OR, 2 XR) : COMMUNICATIONS: ELECTRICAL SELECTIVE .Path selectionChannel selecting matrix
2		710	OR, 1 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT ACCESS ARBITRATING
2		710	: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Bus interface architecture
2	710/309 Class 710/100 710/305 710/306 710/309	710	: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Bus interface architectureBus bridge
2	710/316 Class 710/100 710/305 710/316	710	OR, 0 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA     PROCESSING SYSTEMS: INPUT/OUTPUT     INTRASYSTEM CONNECTION (E.G., BUS AND BUS
2	711/133 Class 711/100 711/117 711/118 711/133	711	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING     SYSTEMS: MEMORY     STORAGE ACCESSING AND CONTROL     .Hierarchical memories    Caching    Entry replacement strategy

Cla: 711, 711, 711,	/100 /117 /118	10602581_CLSTITLES , 0 XR) ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY STORAGE ACCESSING AND CONTROL .Hierarchical memoriesCachingCache pipelining
Clas	(1 OR ss 712 :	, 1 XR) ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INS
TRUCTION		PROCESSING
712,	/10	PROCESSING ARCHITECTURE .Array processorArray processor element interconnection
2 712/14 Cla:		, 1 XR) ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INS
TRUCTION		DD 0 000 0 TWG
712, 712,	/10 /11	PROCESSING PROCESSING ARCHITECTURE .Array processorArray processor element interconnectionProcessing element memory
	(0 OR ss 712 :	, 2 XR) ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INS
TRUCTION		
712 712	/10	PROCESSING PROCESSING ARCHITECTURE .Array processorArray processor operationSystolic array processor
· ·	(1 OR ss 712 :	, 1 XR) ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INS
TRUCTION		
712	/214	PROCESSING INSTRUCTION ISSUING
	(1 OR ss 712 :	, 1 XR) ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: PROCESSING ARCHITECTURES AND INS
TRUCTION		

### 10602581\_CLSTITLES

PROCESSING

712/1 PROCESSING ARCHITECTURE 712/23 .Superscalar

2 712/37 (1 OR, 1 XR)

Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING

SYSTEMS: PROCESSING ARCHITECTURES AND IN:

TRUCTION

PROCESSING

712/1 PROCESSING ARCHITECTURE

712/32 .Microprocessor or multichip or multimodule

processor having sequential program contro

1

712/37 ..Programmable (e.g., EPROM)